Retiming is a powerful technique for optimizing sequential circuits. The transparent nature of level sensitive latches enables level-clocked circuits to operate faster and require fewer memory elements than edge-triggered circuits. However, this transparency makes the operation of level-clocked circuits very complex, and optimization of level-clocked circuits is a di cult task. This work presents e cient algorithms for retiming large level-clocked circuits. To provide us with a simpler view of the operation of level-clocked circuits we present the relationship between retiming and clock s k ew optimization. We then utilize this relationship to develop e cient retiming algorithms for period and area optimization.
Introduction
Circuit optimization plays a vital role in the design of VLSI systems. Since most systems are sequential in nature, combinational optimization techniques are not able to explore the complete design space. Retiming 1, 2 is a powerful and true sequential circuit optimization technique. Retiming takes an unoptimized circuit and relocates the memory elements to optimize some objective, e.g., clock period 3,4 , area 5,6 , power 7,8 or testability 9,10 . The problem of minimizing the clock period without regard to the number of latches is called minperiod retiming, and the problem of minimizing the numberof latches under the constraints of a target clock period is called minarea retiming. These two problems are the subject of this work.
Leiserson and Saxe presented polynomial time algorithms for both minperiod and minarea retiming of edge-triggered circuits in 2 . These algorithms were extended to handle level-clocked circuits in 11 14 . Although these algorithms are of polynomial complexity, they are unable to handle large circuits. Recent research 5, 6, 15, 16 has led to the development of fast algorithms for retiming edge-triggered circuits with tens of thousands of gates. In this work we present fast algorithms for retiming level-clocked circuits of similar size in comparable time. Although these methods are very e cient in practice, they do not improve the asymptotic complexity. As in the references on retiming listed above, this paper assumes the circuit to be composed of gates with xed delays.
The memory elements in a circuit can be either edge-triggered, called ip-ops FF's or levelsensitive, called latches. Unlike a n F F , a latch is transparent during the active period of the clock. For edge-triggered circuits circuits with edge-triggered FF's the delays through all combinational logic paths must be less than the clock period, hence we m ust enforce timing constraints only between FF's connected by a purely combinational path. For level-clocked circuits circuits with level-sensitive latches the delay through a combinational logic path can be longer than one clock cycle, as long as it is compensated by shorter paths delays in the subsequent cycles. To ensure that the extra delay is compensated we m ust enforce timing constraints between a latch and every other latch reachable from it possibly through multiple latches. Even though the transparent nature of latches makes design and analysis of level-clocked circuits very complex, they are widely used for high performance designs because they o er more exibility both in terms of the minimum clock period achievable and the minimum number of memory elements required. Optimizing level-clocked circuits is therefore a complex but important task, and there is an acute need of good automation tools. Several e orts have been made to retime circuits with levelsensitive latches based on the Leiserson-Saxe approach, e.g., 13, 14 . Although these algorithms have polynomial time complexity, their high space and time requirement makes them incapable of handling circuits with even a few thousand gates, and the only published results are on circuits with less than 400 gates. Our goal in this work is to able to retime circuits with tens of thousands of gates in reasonable time, and we present results on circuits with up to 56,000 gates.
These traditional methods 13,14 solve the minperiod retiming problem by performing a binary search o ver all possible clock periods. At each step of this binary search, the feasibility o f a c hieving the clock period by retiming is checked by solving a single source shortest path problem using the Bellman-Ford algorithm on a constraint graph. This constraint graph consists of jGj vertices and edges between every pair of vertices where jGj is the numberof gates in the circuit, and is obtained by solving an all-pairs shortest path problem on the original circuit graph. This graph has to bereconstructed for every binary search point, because as shown in 14, Section VI-A , unlike edge-triggered circuits, critical paths in level-clocked circuits can be di erent for di erent clock periods. Therefore 13 and 14 have OjGj 2 space requirement and high although polynomial time complexity. This complexity of retiming level-clocked circuits arises due to the transparent nature of latches, which forces us to consider constraints on paths going through multiple latches.
In this work our goal is not to reduce the asymptotic complexity of retiming level-clocked circuits, but to reduce the run time in practice. We present a bounded-approximation algorithm for minperiod retiming of very large multi-phase circuits with general clock s c hedules. This is achieved by i n troducing the concept of Global Departure Time GDT to map the minperiod retiming problem to a skew optimization problem and thus solving it much like the simpler problem of retiming edge-triggered circuits using the approach of 15 . In each step of the binary search we solve the single source shortest path problem on a much smaller constraint graph with only j j vertices, where j j is the number of latches in the circuit. This constraint graph contains edges only between latches that have a purely combinational path between them, and therefore in practice is much smaller and sparse as compared to the constraint graph in traditional methods. Unlike the traditional methods that reconstruct the constraint graph for every binary search point, we perform a simple reweighting of the edges. Once the minimum period is obtained, the latches are relocated to obtain this minimum period.
We also present a practically e cient y et optimal algorithm for minarea retiming of level-clocked circuits. The minarea retiming problem can be formulated as a linear program LP 2 . The work in 2 is restricted to edge-triggered circuits, and the work in 13, 14, 25 extends this approach to handle the problem of retiming level-clocked circuits with symmetric clocking schemes. This LP is generated by solving an all-pair shortest path problem, and has jGj variables and almost jGj 2 2 constraints. This LP can be solved e ciently by solving its min-cost ow dual 2 . For edge-triggered circuits, the work in 5 presented an technique for pruning the number of constraints, which utilized the observation that in edge-triggered circuits, if a subpath satis es the timing constraints, then any path containing this subpath will also satisfy the timing constraints unfortunately this is not true for level-clocked circuits due to the transparent nature of latches. The work in 6 built on the idea and added e cient techniques to obtain bounds on the variables of the LP for edge-triggered circuits. These bounds were used to further reduce the size of the LP and the time required to generate it.
The concept of GDT presented in this work makes it possible for us to apply similar techniques to generate bounds on the variables in the minarea LP for level-clocked circuits, and to use it to reduce the size of this LP. H o wever, due to the transparent nature of latches, unlike edge-triggered circuits, the techniques of 5 and 6 cannot beused to reduce the time required to generate the minarea LP in level-clocked circuits. This presents a major hurdle in retiming large level-clocked circuits for minimum area, because in the absence of any e ciency-improving techniques, the minarea LP can not begenerated in any reasonable time. In this work we present new techniques for pruning the minarea LP for level-clocked circuits, and reducing the time required to generate it. These new techniques reduce the numberofconstraints by a factor of 20 to 40, and also reduce the time required to generate these constraints by a factor of 10 to 20. These reductions are in addition to those obtained by a simple extension of the techniques in 6 . Using the techniques presented in this paper the entire ISCAS-89 benchmark suite could beretimed for minimum period in seconds, and for minimum area in minutes.
The remainder of the paper is organized as follows. In Section 2, we present some background material, after which in Section 3, we discuss a relation between retiming and clock s k ew optimization for level-clocked circuits. This relation is then utilized for e cient minimum period and minimum area retiming in Section 4 and Section 5 respectively. Experimental results are presented in Section 6, followed by concluding remarks in Section 7. Consider the simple circuit in Figure 1 with unit delay gates and a single-phase clocking scheme with 50 duty cycle. In this work we will assume that the data signals are available at the primary inputs at the falling edge of the clock, and must arrive at the primary outputs before the falling edge. For any latch that is not a primary input or primary output, the data may depart at any time during the active period of the clock. Under this assumption a data signal in this circuit gets exactly two clock periods to reach the primary output from the primary input. A clock period of 2.0 units is not feasible for the circuit in Figure 1 . This is because as shown in the gure the actual arrival time 3.0 units is one time unit later than the required arrival time 2.0 units. Hence the minimum clock period at which this circuit can operate without any modi cations is 3.0 units. However, a clock period of 2.0 units can be achieved by m o ving the latch L1 across the gate G3. Notice that this is not the only possible location of memory element L1 that can achieve the clock period of 2.0 units; placing latch L1 at the output of gate G1 also achieves the same clock period as shown in Figure 3 . This is possible because of the transparent nature of the latches which allows the data signal to depart from the latch a t a n y time during the active period of the clock. Relocating latches can also reduce the numberof latches in a circuit. Consider the circuit in Figure 4a , with unit delay gates, three latches, and a clock period of 2.0 units. By moving the latches at the outputs of gate G6 and G7 to the output of gate G5, as shown in Figure 4b , we can reduce the numberof latches from three to two, without changing the clock period of the circuit. Notice that this reduction in the number of latches would not have been possible with edge-triggered FF's without increasing the clock period to 3.0 units.
Thus latches can be moved retimed across gates to either reduce the clock period or the number of latches in a circuit. We use the term right to denote the direction of the signal ow and left to indicate the direction against the signal ow. Thus retiming a latch b y m o ving it to the right across a gate implies removing a latch from each of the fanins of that gate and adding one to all of the fanouts of that gate. Similarly retiming a latch left across a gate implies removing a latch from each of its fanouts and adding one to each of the fanins.
Circuit Model
As in 2 , we represent the circuit by a directed graph, GV;E, where each v ertex v 2 V corresponds to a gate in the circuit, and a directed edge e uv represents a connection from the output of gate u to the input of gate v, through zero or more latches. Each v ertex v has a xed delay dv, and the fanin and fanout set of vertex v is denoted by F I v and F O v respectively. A special vertex called the host vertex H with zero delay is introduced in the graph, with edges from the host vertex to all primary inputs of the circuit, and edges from all primary outputs to the host vertex. Each edge has associated with it a weight we uv , and a width e uv . The weight we uv is the number of latches between the output of gate u and the input of gate v, while the width e uv of an edge is the area cost of placing one latch on it. The set of latches in the given circuit is denoted by .
Retiming is a labeling of the vertices r : V ! Z, where Z is the set of integers. The retiming label rv for a vertex v, also referred to as a lag, represents the numberoflatches moved from its output towards its inputs. The weight of an edge e uv after retiming, denoted by w r e uv is given by w r e uv = rv + we uv , ru. One may de ne the weight wp o f a n y path p : u ; v, originating at vertex u and terminating at vertex v as the sum of the weights on the edges on p, and its delay dp as the sum of the delays of the vertices on p. Similarly w r p is the sum of the weights on the edges on p after retiming, and is given by w r p = wp + rv , ru 1 
Clock Model
In this work, we h a ve adopted the clock model of Sakallah, Mudge and Olukotun 17 , and we describe it here for completeness. A k-phase clock is a set of k periodic signals, = f 1 : : : k g where i is referred to as phase i of the clock . All of the i 's have the same clock period T , and each phase i has an active i n terval of duration T i and a passive i n terval of duration T ,T i . Each latch i 2 is clocked by exactly one phase of the clock , which is denoted by pi. The latches controlled by a clock phase are enabled during the active i n terval and disabled during the passive i n terval. When the clock period, T , i s c hanged, the active i n tervals of each phase are scaled proportionately. The term clocking scheme" is used to indicate the relative ratios and duty cycles of the individual phases.
Thus a clocking scheme together with a clock period T , de nes a clock s c hedule" .
Associated with each phase i is a local time zone, shown in Figure 5 , such that the passive i n terval starts at time 0, the enabling edge occurs at time T , T i , and the latching edge occurs at time T . There is also a global time reference and e i denotes the time when the phase i ends, relative to this global time reference. Phases are ordered so that e 1 e 2 : : : e k,1 e k = T , and are numbered modulo-k, i.e., k+1 = 1 and 1,1 = k . 
Timing Constraints for Level-Clocked Circuits
We n o w e n umerate the set of timing constraints, that dictate the correct operation of a level-clocked circuit. We neglect to consider latch setup and hold times here, since they can be incorporated easily by including the setup times in the path delays and the hold time in the clock periods.
Each latch i also has an associated latest arrival time A i , and a latest departure time D i , in its local time zone. Due to the transparent nature of the latches, a signal can depart from a latch i any time during the active i n terval of the phase pi, i.e.,
T , T pi D i T :
However, a signal cannot depart from a latch before it has arrived at that latch, i.e.,
The arrival time at a latch j of a signal departing from another latch i connected by a purely combinational path denoted as i , Clock s k ew at any latch is de ned as the time by which the clock is delayed in arriving at the latch, with respect to a xed reference the arrival time of the clock at the primary inputs. Clock s k ews have traditionally been considered to be a liability and various techniques to get a skew-free clocking network have been proposed 19 21 . An alternative approach views clock skews as a manageable resource rather than a liability, and intentionally introduces skews to improve the performance of the circuit 22 . Consider the circuit in Figure 1 where the clock period of 2.0 units is not feasible since the actual arrival time 3.0 units is one time unit after the required arrival time 2.0 units. However, as shown in Figure 7 if a skew of +1.0 unit is applied to the clock at latch L1, the required arrival time at latch L1 becomes 3.0 time units, and the data is properly clocked at latch L1. The circuit can now run with a clock period of 2.0 units. Thus clock skews can be used to improve the performance of a circuit. To derive timing constraints in presence of skews we n o w augment the Sakallah-Mudge-Olukotun model with our own notation. We associate a skew S i with every latch i 2 . Note that the skew values here are not physical skews to beapplied to the nal circuit, but conceptual ideas that will eventually help us to achieve a retiming solution. Therefore no restrictions are placed on the value of S i , i.e. ,1 S i 1 .
We de ne a latch shift operator L i;j , shown in Figure 8 , much like the phase shift operator. This operator converts time from the local time zone of latch i to the local time zone of latch j, taking into account their skews. It is de ned as L i;j = S j + e pj , S i + e pi for i j T + S j + e pj , S i + e pi for i j 1 We do not consider short path constraints here, and rely on techniques such as min-padding 18 to correct any short path violations. In presence of skews at latches, the timing constraints in inequality 3 must be modi ed by using the latch shift operator instead of the phase shift operator. Thus the timing constraints for a level clocked circuit to be properly clocked by a clock s c hedule , in presence of skews are
These timing constraints can be rewritten as
To make the discussion simpler we subtract T from both sides of the rst relation, and substitute
We refer to X i as the Global Departure Time GDT. This gives us
These can be written as the following set of di erence constraints.
,1 X i 1 8 i 2
As shown earlier, both skew and retiming can modify the circuit in Figure 1 to operate at a faster clock period of 2.0 units. In fact both achieve this objective b y the same basic principle of borrowing time from one cycle and lending it to another. Therefore retiming and skew optimization can be considered to be related to each other. A formal presentation of this relationship is given in 15 , for edge triggered FF's. An FF can be conceptualized as a level sensitive latch with a very small active interval.
The physical meaning of GDT is as follows. If we can apply arbitrary skews at latches, we can adjust the skew, S i , of a latch so as to force D i = T , which is same as a negative edge triggered FF. Since X i = S i + D i , T , setting D i = T gives S i = X i . Hence, we can look at X i for latches in the same way a s w e l o o k a t s k ews for FF's. The di erence constraint b e t ween GDT values of two latches given in inequality 6 is similar to the di erence constraints between skews at FF's in 15 . Therefore, we suggest a relation between retiming and GDT values of level-sensitive latches, similar to the one given in 15 between retiming and skews for edge triggered FF's. This relation will allow us to develop e cient techniques for retiming level-clocked circuits. We now state a theorem similar to Theorem 1 in 15 ; the proof of this theorem is similar to the one given in 15 .
Theorem 1 In a level-clocked circuit, retiming a latch across a gate with delay d 1 by applying to it a positive negative lag is equivalent to increasing decreasing its GDT by d 1 . Thus a GDT value between ,T i and 0 is allowed and this range will be referred to as the allowable range. If di erent phases have di erent active i n terval then this allowable GDT range of a latch will depend on its phase. Therefore in our model, level-sensitive latches can beconceptualized as FF's that have the capacity to absorb some skew.
At this time, we also note the relation between the GDT, X i , of a latch i and the corresponding minimum magnitude skew, S i :
Given a circuit and a clocking scheme, minimum period minperiod retiming nds the minimum possible clock period T , for which there exists a retimed circuit that will beproperly clocked by the clock schedule for the given clocking scheme and clock period T , and the retiming that makes this clock s c hedule possible. As mentioned in Section 1, the traditional techniques of 13, 14 are unable to handle large level-clocked circuits in a reasonable time. We utilize the relationship between GDT and retiming presented in Section 3 to map the problem of retiming level-clocked circuits for minimum period to the simpler problem of retiming edge-triggered circuits for minimum period as solved in 15 . This mapping motivates the following two-phase method of retiming for minimum clock period under a given clocking scheme.
Phase A : Find the minimum clock period and a set of GDT values that will achieve this period. Phase B : Relocate latches across gates in an attempt to get all the GDT values to be within allowable range.
As mentioned later in Section 4.1, in Phase A of this method we construct a potentially small and sparse graph only once, unlike the traditional methods 13, 14 which construct multiple large and dense graphs. In Phase B we perform fast local transforms to obtain the retiming solution. Therefore using this two phase method we can retime large level-clocked circuits very e ciently.
As in 15 it must be noted that since gate delays take on discrete values, it cannot be guaranteed that the GDT at every latch can be reduced to be within the allowable range through retiming operations. Thus it is possible that like ASTRA 15 our method may not beachieve the optimal retiming clock period. After the GDT values have been reduced as much as possible, the retimed circuit may beimplemented either by applying the requisite remaining skews at a latch to get the optimal clock period achievable by skew optimization, or by setting all skews to zero to get a clock period that is, as will be shown in Section 4.4, no more than a xed bound above the optimal period with skews. Note, however, that this is not necessarily suboptimal since the minimum clock period using skews may not be achievable using retiming alone, since retiming allows cycle-borrowing only in discrete amounts corresponding to gate delays, while skew is a continuous cycle-borrowing optimization 22 . As will be shown in Section 4.4, if the maximum gate delay is less than the least T i , w e can always achieve the optimal skew optimization period by retiming alone.
We rst describe the two phases of minperiod retiming, followed by the special case of retiming a circuit for a given clock period. We then present the bound on the di erence between the optimal skew optimization period and the clock period obtained by our method.
Phase A: Clock Period Optimization
The problem of minimizing the clock period, T , for a given clocking scheme can be represented as the following linear program: minimize T subject to X i , X j E pi;pj , d ij i , ! j j i; j 2 8 Solving the above linear program we obtain the minimum clock period and the GDT's corresponding to it. Our strategy is to transform the GDT solution to a retiming solution to achieve the minimum clock period.
For a given circuit, d ij is constant and for a given clock s c hedule that has a xed T , E pi;pj is constant. Therefore, the constraint matrix reduces to a system of di erence constraints. A feasible solution to the constraint matrix exists if the corresponding constraint graph contains no positive cycles 23 . Thus we can solve the, linear program by performing a binary search on the clock period T . The minimum clock period corresponds to the smallest value of T at which n o positive cycle exists.
The constraint graph has a vertex for each latch in the circuit and one for the host node representing the primary inputs and outputs. There is an edge i; j from vertex i to vertex j if there is a purely combinational path from latch i to latch j. The weight on this edge is a function of the clock period T and is given by d ij , E pi;pj . The Bellman Ford algorithm 23 is applied as in 15 using the same speedup techniques which provide a fast implementation. The GDT's at all primary inputs and primary outputs are assumed to bezero. The values of d ij 's are obtained e ciently by using the method in 24 .
Notice that numberofvariables in this constraint graph is equal to the number of latches j j in the circuit, and the constraints are only between latches with a purely combinational path between them. Therefore this constraint graph in practice, is much smaller and sparse as compared to the traditional constraint graphs of 13, 14 , which have one variable for every gate and constraints to all reachable gates. Further unlike the traditional methods of 13, 14 , which need to construct the larger and denser constraint graph for every binary search point b y solving an all-pair shortest path problem, our constraint graph needs to be constructed only once. At each point in the binary search the constraint graph can be obtained by a simple reweighting of the graph edges. Therefore the run time of this binary search i s m uch less than that of the traditional methods.
This optimal clock period with skews is called P s , and it is same as the maximum delay-to-register ratio of 25 . Both are lower bounds on clock period obtainable via retiming. However, instead of using it just as a lower bound as in 25 , we use it to obtain the amount by which each latch is required to move in order to satisfy the clock period. This amount is then used to obtain a retiming solution as described next.
Phase B: GDT Minimization
In Phase B, we reduce the GDT values obtained in Phase A by applying retiming transformations using Theorem 1. This procedure relocates the latches with nonzero GDT's across logic gates, while maintaining the optimal clock period previously found. Because of the freedom provided to D i by the active interval of clock phase pi which allows D i to beset to any value between T , T pi and T , S i = 0 can be achieved if ,T pi X i 0. If S i cannot be set to zero, we try to bring X i as close to 0 or ,T pi as possible so as to minimize the magnitude of the nal skew S i .
Although the method for FF relocation presented in 15 can be modi ed to work for latches, we present an equivalent y et conceptually simpler method of GDT minimization by latch relocation. A gate can beretimed in forward backward direction if it has latches on all of its inputs outputs , this retiming will result in removing one latch from all its inputs outputs and adding one latch t o all its outputs inputs .
We maintain two sets one for the gates that are to be forward retimed and one for the gates that are to be backward retimed. The forward retiming set F is initialized to contain all gates that have at least one latch on all their inputs. Similarly the backward retiming set B is initialized with gates that have at least one latch on all their outputs. We then process these sets by taking a gate from the set and retiming it, if the skew on the latches can be reduced by this retiming. After every retiming the sets are updated. The pseudo code for this is listed as the function retime in Figure 10 . The functions forward retimegate,set and backward retimegate,set retime the gate if needed, and update the respective sets. The corresponding pseudocodes are listed in Figure 11 .
The function GDT to skewGDT converts a GDT value to the corresponding minimum magnitude skew using relation 7. For forward retiming of a gate v the e ective GDT before retiming, X i is given by the maximum GDT at its inputs, while the e ective GDT after retiming X 0 i is given by X 0 i = X i + dv. For backward retiming the e ective GDT before retiming X i is given by the minimum GDT at its outputs, and the GDT after retiming X 0 i is given by X 0 i = X i , du. GDT X 0 i to all its outputs inputs . If after forward backward retiming a gate v, any of its fanout fanin gate w now has at least one latch on all its fanins fanouts , then we add gate w to the forward backward set F B .
Retiming a latch forward across a gate u a ects the edge weights on only its own fanouts and not the edge weights on fanouts of any other gate. Therefore forward retiming a gate u cannot enable the backward retiming of any other gate that could not be previously retimed in the backward direction.
Since we forward retime a gate u only if the e ective skew magnitude reduces by this retiming, and not if it remains the same, a gate u cannot be backward retimed after it has been forward retimed once even though it may have latches on all its fanouts, because this backward retiming will increase the skew magnitude. Therefore a gate can never beretimed in both the forward and backward direction. Thus forward retimings have no e ect on backward retimings and both types of retimings can be carried out independently. Due to this reason we d o h a ve to process the forward set again after it has been processed once.
Retiming for a Target Period
Retiming a circuit for a given target clock period is a special case of the minperiod retiming problem.
In this problem we are given a circuit and a clock s c hedule that has a xed T . If the given clock schedule is feasible, the method should return a retimed circuit that is properly clocked. If the clock schedule is not feasible the method should indicate so. For this problem we do not need to perform the binary search in Phase A. The constraint graph is constructed as earlier and the Bellman-Ford algorithm is applied on it to obtain the set of required GDT's. If the Bellman-Ford algorithm detects a positive cycle the clock s c heme is not feasible, and is reported as such, otherwise Phase B is performed.
Due to the exibility in the non-critical part of the circuit, and the transparent nature of the latches, retiming for a given clock period is not unique, and di erent retimed circuits can be obtained all of which satisfy the target clock period. As an example for the circuit in Figure 1 two di erent retimings are shown in Figure 2 and Figure 3 for the same target clock period of 2.0 units. Our objective in minperiod retiming is to nd one of these possible solutions e ciently, with as few retiming moves as possible. As in 15 we initialize the GDT's to 0 in the Bellman-Ford algorithm, and take advantage of the slacks to minimize the numberofmoves. For minperiod retiming of the circuit in Figure 1 our method will generate the circuit in Figure 2 , since it requires fewer latch motions than the circuit in Figure 3. 
The ALAP and ASAP Retimings
Out of the set of all possible retimings for the given clock s c heme, two are of particular interest. We can obtain a retiming such that all latches move as far as possible to the left. This is called as soon as possible ASAP" retiming. Similarly the retiming that moves all the latches as far as possible to the right is referred to as the as late as possible ALAP" retiming. Both ASAP and ALAP retiming assume no latch i s m o ved across the host node H. These ASAP and the ALAP locations can be seen as the extreme locations of latches in the circuit for the given clock s c heme, and will be utilized, as in 6 , in Section 5 for e cient minarea retiming. For the circuit in Figure 1 the ALAP and ASAP retimings are shown in Figure 2 and Figure 3 respectively. As in 6 these ASAP and ALAP retimings can be obtained by modifying the minperiod retiming algorithm.
Unlike retiming for a given period, in ALAP retiming our objective i s t o m o ve the latches to the right, as much as possible. For this we initialize all GDT's to ,1, before applying the longest path
Bellman-Ford algorithm to the constraint graph. In Phase B we use the allowable range of GDT's to move a latch to the right as much as possible, i.e., if the new GDT after moving a latch to the right is still within the allowable range, we m o ve the latch to the right. Notice that this is done even if the original GDT was within the allowable range.
In ASAP retiming we obtain the GDT's by running the Bellman-Ford algorithm on the transpose 23 of the original constraint graph i.e., a graph with the same vertex set as the original graph, but with the edge directions reversed with all latches initialized to ,1. Since all the edge directions where reversed the longest path values for all latches must undergo a sign reversal to obtain the correct GDT values. 
A Bound on the Clock Period of the Retimed Circuit

Proof: We h a ve t wo cases
Case A : M T pi If the maximum gate delay is less than the active duration of the clock, we need to prove that at the end of Phase B, all latches will have zero skew. We will prove this by contradiction, assume that a latch i has nonzero skew S i at the end of Phase B.
We h a ve t wo subcases. Case B: M T pi If the maximum gate delay is more than the active duration of the clock, we need to prove that for any latch i, at the end of Phase B the skew magnitude is less Theorem 3 If, in a k phase circuit at the end of the retiming procedure all skews are set to zero, then the nal clock period P r satis es the following condition
where P s is the optimal clock period with skews found in Phase A, and M is the maximum delay of any gate in the circuit.
Proof : Each di erence constraint for the optimal clock period with skews is of the form X i , X j E pi;pj , d ij :
Theorem 2 guarantees us that at the end of Phase B jX i j and jX j j are within pi and pj of their optimal values respectively. Therefore the actual value of X i , X j after Phase B must lie within pi + pj of the required value of X i , X j in Phase A. This implies that the inequality that de nes the di erence constraint can be maintain by increasing E pi;pj by n o more than pi + pj . Since each E i;j increases by no more than pi + pi , the clock period T = P k i=1 E pi;pj will increase by no more than P k i=1 2 i o r P k i=1 max0; M ,T i .
For level-clocked circuits if M, the maximum delay of any gate in the circuit, is less than the active interval of the clock T i for all i, then our method will always achieve the optimal solution.
Even if this condition is not true, the bound in Theorem 3 is not expected to belarge in practice since it is the di erence between gate delay and active interval of clock. Further since it is a worst case bound from a possibly unachievable clock period P s , we expect the nal result to beclose to the optimal clock period obtainable by retiming.
The method presented here is also applicable to circuits that are not well-formed, as de ned in 14 , or contain multi-cycle paths. For such circuits, the only requirement is to compute the time available for data to travel between two latches connected by a purely combinational path. This can bedone either using the phase shift operator, or the timing assertions placed by the designer. In phase B, latches are moved across a gate only if they all have the same phase. Such circuits may have short path violations, which m a y be resolved by using min-padding 18 .
Minimum Area Retiming
Although the minperiod retiming algorithms can achieve signi cant improvement in the clock period, they pay no regard to the number of latches in the circuit. As a result minperiod retiming can signi cantly increase the number of latches in the circuit, and hence the circuit area and power. To contain this increase we perform constrained minarea retiming. Performing a constrained minarea retiming with the target period set to the period obtained by minperiod retiming, will give us the fastest circuit with least area overhead.
The minarea retiming problem can bemodeled as a LP 2 . Unfortunately under general clock schedules with unequal phases the minarea retiming problem must be modeled as a general integer linear program of the type given in 26 , while restricting the clock scheme to a symmetric multiphase clock enables us to model the minarea retiming problem as an e ciently solvable LP dual of min-cost ow problem 13 . Therefore in this work we will consider only symmetric clock s c hemes. As the LP presented in 13 has almost jGj 2 2 constraints for a circuit with jGj gates, minarea retiming of large circuits is not feasible. In this section we present an e cient method for minarea retiming of large level-clocked circuits, without sacri cing optimality. Our approach is to improve the e ciency of minarea retiming by a reducing the size of the LP, b generating this LP faster, and c solving the LP e ciently. Reducing the size of the LP reduces the space requirement of minarea retiming making it feasible for large circuits. E cient techniques for generating the LP are essential to retime large circuits in reasonable times. Lastly since the size of even the reduced LP will be signi cant, e cient algorithms for solving it are imperative. We use the e cient network simplex method from 16 for this purpose. Using this technique we could solve a problem with 70,000 variables and 8.2 million constraints in about 9 minutes 6 .
In this section we rst present the LP formulation of minarea retiming. We then reduce the size of this LP, both in terms of numberofvariables and constraints, without sacri cing any optimality. Finally we present e cient techniques for generating this LP. Since the latches at the output of a gate can be combined or shared, we take into account maximal latch sharing to accurately model the numberof latches. To achieve this, we associate a mirror vertex m u of zero delay with every multiple-fanout gate u, as shown in Figure 13 2 . All edges from the gate u to its fanouts, and the edges from these fanouts to the mirror vertex m u have a width of 1=k, where k is the number of fanouts. The edge weights are as shown in the gure, where wmax u = max 8v2F O u we uv is the maximum weight over all edges from the gate u. Further details of this maximal latch sharing model can be found in 27 . Note that due to the introduction of these mirror vertices we n o w h a ve t wo nodes for every multiple-fanout gate, thus jGj j V j 2j Gj.
The LP contains two set of constraints. The rst set of constraints ensures that the weight e uv of each edge i.e., the number of latches between the output of gate u and the input of gate v after retiming is nonnegative. We will refer to this set as the circuit constraint set C c . The second set of constraints will ensures that after retiming, the circuit is properly clocked by the target clock T , and is referred to as the period constraint set C p . We will now derive these period constraints.
For a k-phase symmetric clock we have T i = T 8i = 1 k and = T k . For a level-clocked circuit to beproperly clocked the total delay on any path should beless than the time available.
The time available for a path p with w r p latches is w r p + 1 , in addition cycle stealing can provide up to T additional time. Thus as in 25 we get the following condition for proper clocking: dp w r p + 
Reducing the Linear Program
To reduce the space requirements of minarea LP it is imperative that we have some techniques to prune the constraints as they are generated, rather than after all the constraints have been generated. Since the required e ort in solving a LP is strongly dependent on the numberofvariables, and the numberof variables in Equation 15 can beup to 2 j Gj, it would help to reduce the numberof variables as well. In this section we will take advantage of the relationship between retiming and GDT presented in Section 3 to reduce the size of the LP by using bounds on the r variables 6 .
As in 6 , the ALAP and ASAP retimings described in Section 4. The presence of the bounds obtained in inequality 16 makes a large number of constraints redundant, i.e., these constraints are implied by the bounds. We n o w present a rule to identify these redundant constraints. Bounds on the mirror vertices introduced to model the maximal latch sharing can beobtained directly from the bounds on fanout gates as in 16 and are given by Theorem 5. The constraints associated with these mirror vertices can also be obtained by direct inspection of the circuit. Therefore we do not need to explicitly add these mirror vertices to the circuit graph. Since every multi-fanout gate has a mirror vertex, this gives us important s a vings in terms of the space and time requirements.
Theorem 5 The bounds on the r value of a mirror vertex m i of gate i in Figure 13 can easily be derived from the bounds on the fanout gates and are given by U m i = max Consider any period constraint a; b 2 C p from a xed gate a, t o a n y other gate b of the form ra , rb a; b. By relation 21 L a , L b a; b, and by Equation 16 ra , rb U a , L b . Because gate a is xed U a = L a , therefore ra , rb L a , L b a; b. Thus the constraint a; b is redundant and can be dropped. Since this is true for any period constraint from gate a, we do not need to generate any period constraint from a xed gate, as they will all be redundant.
Computing the Values
The values can be obtained by re-weighting each edge e ij with w 0 e ij = h we ij , di i and computing all-pair shortest paths. Direct computation of all pair shortest paths, e.g., using FloydWarshall algorithm 23 requires OjV j 2 memory and is not practical for large circuits with tens of thousand gates. Therefore we solve m ultiple single-source shortest path problems, once for every gate as a source, and use Johnson's algorithm 23 for this purpose. Johnson's algorithm rst re-weights all edges to ensure nonnegative edge weights. The shortest paths are then computed by running Dijkstra's algorithm for each gate as source.
Let us consider a particular run of Dijkstra's algorithm with gate a as the source, and let b be a gate to which the shortest path a; b has been obtained. Let c beany other gate in the circuit, reachable from gate a. constraint is redundant. In either case we need not process the fanouts of gate b. Since this is true for any c, reachable from gate a, and we are interested only in gates reachable from gate a, we get the following rule.
Rule 7 If during the shortest path calculations from source a using the Dijkstra's algorithm, for any gate b we have U a , L b a; b, we do not need to process the fanouts of gate b.
The idea of limiting the search depth by the clock period during constraint generation in minarea retiming of edge-triggered circuits was used in 5 and 28 . This idea is not directly applicable to level-clocked circuits, since constraint generation cannot be limited by the clock period due to cycle stealing. Notice that the condition ra , rb a; b is too restrictive and enforcing it will in general lead to suboptimal solutions. However, for the special case where this conditions is implied by the bounds, the relation is true. This can be used to limit the search during constraint generation as shown in Relations 22 and 23. The bounds on the r variables enable the identi cation of this condition and hence are vital for application of this rule.
We take advantage of the bounds on r variables to speed up the computations, by applying Theorem 6 to compute values only from the exible gates, and using Rule 7 to reduce the computation for the values actually computed. We found that this signi cantly improves the time taken to generate the period constraints.
Reusing Computations
We now describe how to reuse some of the computations performed in obtaining the values to further speed up the generation of period constraints. The idea is motivated by the fact that in most practical circuits a high percentage of gates are single-fanout gates. Consider one such single-fanout gate a with fanout b. For the gate a, the shortest paths to all other gates must be via gate b, which implies that a; c = w 0 e ab + b; c. Therefore we can obtain the shortest paths from gate a by simply adding w 0 e a;b to the shortest paths from gate b. Thus if we somehow ensure that shortest paths from gate b are obtained just before those from gate a, we will save one complete execution of Dijkstra's algorithm for gate a as source. We call this approach chaining" and the set of gates for which only one set of computations is performed as chains". We n o w de ne a simple chaining technique that stores values from only one source, hence we call it 1-chaining". Notice that for a gate that is not at the head of any chain we obtain the values by a simple addition, instead of a full run of Dijkstra's algorithm. Since we need to run Dijkstra's algorithm only for gates at the head of a chain we need to perform only j j single-source shortest path computations j j j V j. Thus our goal in obtaining these chain is to reduce there number, i.e., minimize j j. In the worst case where every gate in the circuit has more than one fanout, each chain contains only one gate, and j j = jV j, then we need to perform the complete Johnson's algorithm. The idea of chaining can be further generalized. Conceptually there are two extremes of chaining:
No information about the values is stored, e.g., repeated single-source shortest paths algorithms like Johnson's algorithm with OjV j memory requirements All information about the values is stored, e.g., direct all-pairs shortest path algorithms like Floyd Warshall algorithm 23 with OjV j 2 memory requirement. The 1-chaining described above i s a n i n termediate method in which w e s a ve values from only one source. Conceptually we can de ne k-chaining as a method that stores values from k appropriately chosen sources. This k-chaining in general will require Ok j V j memory and careful selection of the k sources, and is not considered in this work.
We n o w describe a simple preprocessing technique to obtain 1-chaining. This preprocessing step rst assigns a label to each gate which indicates the number of gates that can reuse its computation. All the gates have their labels initialized to 0. These labels are updated by a relaxation step, in which every single-fanout gate relaxes the label of its fanout gate by increasing it to its own label plus one. Since multiple-fanout gates can not reuse computations of their fanout gates in 1-chaining they do not relax the labels of their fanout gates. This relaxation process is nite because we cannot have cycles containing only single-fanout gates. The chains are then formed by initializing a queue with all multiple-fanout gates. Every gate in this queue starts a new chain. For the gate at the end of the chain, we process the fanin gates, adding the single-fanout gate with the highest label amongst the fanins to the chain; all other gates in the fanin are added to the queue. The fanins of the gate now at the end of the chain are processed similarly, u n til no more gates can be added to this chain. This procedure is repeated until the queue is empty.
We found that, on an average we could reduce the time spent in generating the period constraints by about 50 using the simple 1-chaining technique described above. The time spent in preprocessing to obtain 1-chaining is very small, making it a useful procedure even if only a small number of gates have single fanout. As a side note, Rule 7 must be modi ed for use with chaining to ensure it holds for all gates that reuse the computation.
Additional Constraint Pruning Techniques
We n o w present some more techniques to remove redundant period constraints. To apply Rule 9 we require the value of b; c and a; c. Since we generate period constraints from one gate at a time, the period constraints to a gate c from two di erent sources gate a and b cannot bee ciently accessed. Thus it would appear that Rule 9 cannot bee ciently applied.
However because of the reuse of computation described in Section 5.3.2, Rule 9 can be e ciently applied if gate a has only one fanout gate b. This is possible because a; c is derived from b; c, and hence both are available when the period constraint from a to c is being generated. Thus we can drop redundant period constraints from gate a as they are generated.
Rule 4 is valid only in presence of the bounds and it prunes the constraint sets because the information in these bounds make some constraints redundant. Rule 8 and Rule 9 on the other hand do not depend on bounds and, they prune the period constraint set because of the discrete nature of the values. Rule 8 and Rule 9, can begeneralized to include implication by more than two constraints; these generalized rules will, however, be computationally expensive to apply. We performed retiming on the complete ISCAS-89 benchmark suite, but present results only on the larger circuits. Due to unavailability of large circuits we combine circuits from the ISCAS-89 benchmark suite to obtain circuits myex1 through myex3 with up to 56,000 gates. We present results for both minarea and minperiod retiming on single phase and two phase circuits. The presented results are for a duty cycle and phase ratio of 50. In absence of delay information in the ISCAS-89 circuits we assign random delay values between 1.0 and 20.0 units to each gate. As in 13 we convert the edge-triggered circuits in ISCAS-89 benchmark to a k phase level-clocked circuits by replacing each F F b y k latches. Table 1 and Table 2 present the quality of retiming for single phase and two phase circuits respectively. For each circuit the number of gates jGj, the initial clock period P i , the optimal clock period with skews at end of Phase A, P s , and the nal clock period after retiming, P r , is presented.
Experimental Results
In all of our experiments retiming is able to achieve the same clock period as skew optimization. This is possible due to the transparent nature of the latches and underscores the usefulness of retiming level-clocked circuits.
We also show the area cost in terms of numberof latches in the initial circuit j i j, the circuit after minperiod retiming j p j, and the circuit after constrained minarea retiming with P r as the target period j a j. For almost all circuits minarea retiming reduces the numberof latches j a j in the circuit by a factor of two to three as compared to minperiod retiming j p j, even though both retime the circuit for the same clock period P r . This shows the importance of minarea retiming.
The execution time in seconds on a DEC AXP system 3000 900 workstation, with 256M RAM are shown for both minarea retiming T area and minperiod retiming T period . These CPU times include the time spent in all tasks required for retiming except parsing the input circuit le, and highlight the e ciency of our techniques. The CPU times for minperiod retiming T period shown here are less than those reported in 15 for edge-triggered circuits due to the use of the simpler procedure presented in Section 4.2 for latch relocation in Phase B. The CPU time for minarea timing T area was heavily dominated 90 for large circuits by the time required to generate the LP, this emphasizes the importance of using e ciency-enhancing techniques for generating the LP, e.g., chaining, Rule 7, and Theorem 6. Table 3 provides a closer look at the reduction in the size of LP for minarea retiming for single phase circuits, while Table 4 G f x the numberofgates found to be xed and F avg the average exibility, i.e., the average values of U y , L y over all gates in the circuits. The numberof variables include both gate and mirror variables and hence the reduction in variables can be di erent from G f x which does not include mirror vertices. High G f x and low F avg indicates less mobility o r exibility in the circuit, yielding higher percentage reduction in the numberof constraints, and faster minarea retiming. It can be seen that up to three orders of magnitude reduction is obtained in the number of constraints by using Minaret-L, e.g., for one phase circuit myex3 the number of constraints reduce from about 1.6 billion to only 3.6 million. The number of unpruned constraints grow at the rate of OjGj 2 and our pruning techniques reduce this rate of growth signi cantly.
Although the bounds on the r variables help signi cantly in reducing the CPU time for minarea retiming, the time spent in obtaining these bounds is an insigni cant fraction less than half a percent of the total CPU time for minarea retiming. Amongst single phase and two phase circuits the single phase circuits have less exibility, and a much smaller LP than two phase circuits.
7 Conclusion E cient algorithms for both minperiod and minarea retiming of large level-clocked circuits have been presented. The entire ISCAS-89 benchmark suite could be retimed in minutes. The chief reason for the e ciency of this minperiod algorithm is that it uses the retiming skew relation to map the problem of retiming level-clocked circuits to the much simpler problem of retiming edge-triggered circuit. This enabled us to greatly speedup the process of performing binary search for the optimal clock period. This is possible because we create a potentially small and sparse constraint graph, only once rather than in each step of the binary search as done by traditional methods 13,14 . The second phase of minperiod retiming is fast because latches do not have to bemoved across a large numbers of gates during retiming.
The minarea retiming algorithm is made practical for large circuits by utilizing the retimingskew relation, and several other pruning techniques Rule 4, Rule 8 and Rule 9 to reduce the LP in Equation 15 to a much smaller LP in Equation 19 , without sacri cing any optimality. A reduction of two to three orders of magnitudes in the number of constraints is obtained for most circuits. The use of Theorem 6, Rule 7, and chaining, greatly speed up the period constraint generation making the overall algorithm very e cient.
In summary, the contributions of this work, which applies retiming-skew relation for fast minarea and minperiod retiming for level-clocked circuits are the following:
It shows that in practice, large level-clocked circuits can be retimed in reasonable runtime.
It handles level sensitive latches like edge triggered FF's, thus avoiding a complicated formulation that is forced to handle critical path propagation over several latches. This also avoids the need of generating the constraint graph for every point in the binary search, which is necessitated by the fact that critical paths change with the clock period 14 .
It provides a conceptually simpler technique than 15 for reducing the GDT's in Phase B of minperiod retiming which can also be applied to edge-triggered circuits.
It provides e cient techniques for generating and pruning the minarea LP. Some design methodologies may allow a small amount of skew at the FF's. The algorithms presented in this work can also be used to solve the interesting problem of optimizing edge-triggered circuits which allow some skew less than a given maximum skew magnitude at the FF's, thus taking advantage of this allowable skew to yield better optimization.
We note that the concept of retiming-skew relation has been used earlier for e cient retiming of edge-triggered circuits in 15 and 16 . However, the complexity added by the transparent nature of latches makes the extension to level-clocked circuits nontrivial. The contributions of this work is therefore in developing and utilizing the retiming-skew relation for level-clocked circuits, and development of e cient generation and pruning techniques for minarea constraints. Without these new techniques it was not possible to perform minarea retiming on the larger circuits.
We w ould like to point out that although this work makes it possible to retime large level-clocked circuits, much w ork needs to be done to enable retiming techniques to handle practical circuit issues like, gated clocks and precharged logic. The work in 29 described methods for applying retiming to circuits with gated clocks and precharged logic. We believe that our method can be modi ed along the same lines to handle gated clocks and precharged logic, and this is a topic for further research.
